Two different failure modes for a ferroelectric memory cell caused by imprint, the read failure due to the loss of polarization, and the write failure due to the shift of the hysteresis loop are investigated. The quasistatic hysteresis loop allows us to distinguish which failure mode is dominating in a ferroelectric random access memory application and, hence, it can also be used as a powerful tool for lifetime estimation of ferroelectric thin films limited by imprint failure under operating conditions. The experimental results show that the write failure is only decisive for very low voltage operation (V p Ͻ1.25 V), whereas for the Pt/SrBi 2 Ta 2 O 9 /Pt under investigation the read failure is the dominant failure mode for operating voltages exceeding 1.25 V.
Two different failure modes for a ferroelectric memory cell caused by imprint, the read failure due to the loss of polarization, and the write failure due to the shift of the hysteresis loop are investigated. The quasistatic hysteresis loop allows us to distinguish which failure mode is dominating in a ferroelectric random access memory application and, hence, it can also be used as a powerful tool for lifetime estimation of ferroelectric thin films limited by imprint failure under operating conditions. The experimental results show that the write failure is only decisive for very low voltage operation (V p Ͻ1.25 V), whereas for the Pt/SrBi 2 Ta 2 O 9 /Pt under investigation the read failure is the dominant failure mode for operating voltages exceeding 1.25 V. © 2000 American Institute of Physics. ͓S0003-6951͑00͒02503-1͔ SrBi 2 Ta 2 O 9 ͑SBT͒ 1-3 and Pb͑Zr,Ti͒ O 3 ͑PZT͒ 4 thin films are promising candidates for the use as ferroelectric materials in nonvolatile ferroelectric random access memories ͑FeRAMs͒. Besides fatigue and retention failure, imprint failure is one of the important failure mechanisms for these ferroelectric thin films. In general, two different mechanisms are discussed in the literature to explain the imprint effect in ferroelectric materials, the alignment of defect dipoles, 5, 6 or the trapping of charges near the electrode thin film interface. 5, 7 Imprint affects the ferroelectric behavior of the thin films in two ways. On the one hand, a shift of the ferroelectric hysteresis loop on the voltage axis is observed and, on the other hand, imprint also leads to a loss of remanent polarization. Hence, imprint can lead to two different failure modes of a memory cell. First, the voltage shift might become too large so that the programming voltage cannot switch the ferroelectric capacitor ͑write failure͒. Second, if the loss of polarization is dominant the sense amplifier cannot distinguish between the two logic states ͑read failure͒. Many groups have reported imprint investigations on PZT and SBT thin films in the past by either evaluating the voltage shift or asymmetries in the pulse response. [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] From a device point of view, it is most important to provide a method to estimate the lifetime of a ferroelectric capacitor limited by imprint under operating conditions. Hence, the question arises, which one of the two imprint effects ͑write or read failure͒ is dominating and leads to a cell failure and, more important, what is the precise criterion for cell failure?
Thus, the aim of this work is to evaluate the time dependence of both the voltage shift and the loss of polarization. Based on this analysis is a precise criterion for cell failure is defined and a tool for lifetime extrapolation is presented. Details about the sample preparation and the measurement procedures provided by the aixACCT Analyzer can be found elsewhere. 16, 18 In Fig. 1͑a͒ the operation principle of a FeRAM cell is sketched. The two logic states can be assigned to the two opposite orientations of remanent polarization. To read out the stored information a voltage pulse (V p ) is applied to the ferroelectric capacitor, which drives the capacitor into the positive saturation ͓ P(V p )͔. The sense amplifier uses the difference between ⌬ P and a threshold polarization (⌬ P thres ) to distinguish between the switching and the nonswitching case ͑i.e., stored ''0'' or ''1''͒ ⌬ P s Ϫ⌬ P thres Ͼ0⇒switching case ͑1͒
⌬ P ns Ϫ⌬ P thres Ͻ0⇒nonswitching case. ͑2͒
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͑a͒ Hysteresis loop of a virgin ferroelectric capacitor showing the location of the coercive voltage (V cϩ ,V cϪ ) and of the relaxed remanent polarization ( P relϩ , P relϪ ); introduction of the threshold polarization (⌬ P thres ) and of the change of polarization in the switching and nonswitching case (⌬ P s ,⌬ P ns ). ͑b͒ Hysteresis loop of a capacitor after imprint treatment ͑150°C 100 000 s, 2 V bias͒.
APPLIED PHYSICS LETTERS VOLUME 76, NUMBER 3
For a symmetrical initial hysteresis loop the threshold polarization is equal to the polarization value at the programming voltage ⌬ P thres ϭ P(V p ).
Notice that ⌬ P s and ⌬ P ns are determined by the difference between P(V p ) and the relaxed values of polarization ( P relϩ and P relϪ ). These relaxed values of polarization are smaller than the dynamically measured ones, i.e., obtained under continuous triangular ͑100 Hz͒ voltage excitation. However, for the device operation this relaxation has to be taken into account. 18 Figure 1͑b͒ shows an hysteresis loop of an SBT capacitor after imprint treatment ͑150°C at ϩ2 V bias for 100 000 s͒. Establishing a positive polarization leads to a loss of the negative relaxed polarization P relϪ and, additionally, to a shift of the hysteresis loop to the left. The value of P relϪ even changed its sign. In that case the loss of the remanent relaxed polarization P relϪ would lead to a read failure of the memory cell. Based on these considerations, the following criteria for the read and the write failure can be defined. ͑i͒ The read failure occurs when the sense amplifier cannot distinguish between the different polarization states. This happens when one relaxed remanent polarization ( P relϩ , P relϪ ) drops to zero. Hence, the failure criterion for the read failure can be defined as the point when the loss of polarization equals the value of the relaxed polarization states of the initial hysteresis loop. ͑ii͒ On the other hand, the write failure occurs when the ferroelectric capacitor cannot be switched sufficiently to the opposite polarization state. To switch a ferroelectric, a sufficiently high voltage V min has to be applied so that the resulting remanent polarization P rel is high enough to meet the circuit design requirements. In the case of SBT V min amounts to approximately 1 V ͑Fig. 2͒. Hence, the failure point due to the write failure depends on the difference between the minimum required voltage (V min ) of the thin film material and the programming voltage (V p ) of the memory device. If the voltage shift (V c,shift ) exceeds the difference between V p and V min the ferroelectric capacitor cannot be switched sufficiently, resulting in a write failure. Hence, the precise failure criterion for the write failure can be defined as the point when the voltage shift (V c,shift ) equals the difference between the programming voltage of the memory cell and the minimum required voltage (V p ϪV min ) of the ferroelectric capacitor.
Since the failure criteria are defined, a lifetime estimation due to imprint failure can be obtained by the analysis of the time dependence of these two effects and an extrapolation to the required lifetime of the device. In Fig. 3͑a͒ the time dependence of the voltage shift is plotted for different applied biases during an imprint treatment. In good approximation a linear dependence is obtained on a log scale. Hence, the lifetime of the ferroelectric limited by the write failure can be easily estimated by extrapolating this linear dependence of the voltage shift (V c,shift ) to the failure criterion V p ϪV min . However, for the read failure no linear dependence for the polarization loss versus time is observed ͓Fig. 3͑b͔͒. Hence, the extrapolation for the read failure seems to be more difficult. A careful evaluation, however, reveals a correlation between the loss of polarization and the voltage shift. Plotting the relaxed values of polarization ͓ P rel (t)͔ versus the corresponding values of the voltage shift with reversed sign ͓ϪV c,shift (t)͔ reveals a correlation of these two effects in a way that P rel (t) vs ϪV c,shift (t) lie within the dynamically measured hysteresis loop. Taking the quasistatic hysteresis loop 18 into account one finds that P rel (t) vs ϪV c,shift (t) fit very well on the quasistatic hysteresis loop ͓Fig. 4͑a͔͒. This correlation becomes clearer by the following considerations: the relaxed values of polarization are the starting points of the dynamic hysteresis loop ͓Fig. 4͑b͔͒. In good approximation the imprint treatment causes the same shift (V c,shift ) of the dynamic as well as of the quasistatic hysteresis loop. But still, after the imprint treatment the starting points of the shifted dynamic loop fit on the shifted quasistatic loop ͓Fig. 4͑b͔͒. Hence, plotting P rel (t) vs ϪV c,shift (t) reveals the static hysteresis loop. Now, with this correlation each value of the loss of polarization can be assigned to a certain voltage shift and thus the nonlinear time dependence of the polarization loss can be transformed to the linear time dependence of the voltage shift ͑in log scale͒. Most important, the failure criterion for the read failure ( P rel drops to zero͒ can be redefined by transforming the loss of polarization to the corresponding voltage shift: the relaxed value of polarization drops to zero when Fig. 2͒ one finds that the write failure is only decisive for very low voltage operations (V p Ͻ1.25 V), whereas the read failure determines the lifetime of the device for more realistic values of the operation voltage V p Ͼ1.25 V). In Fig. 5 the lifetime extrapolation for an SBT capacitor at 85°C is shown for two different conditions: ͑i͒ establishing and maintaining a remanent state of polarization (ϩ P r ) and ͑ii͒ applying a unipolar rectangular excitation signal (V peak ϭ3 V,100 kHz͒ to the ferroelectric which emulates a permanent read and write without changing the polarization state. In Fig. 5 it can be seen that for both cases, even for unipolar stress, a lifetime of well over ten years is estimated.
To summarize, the results presented above show that both failure modes, the read and the write failure, can affect the FeRAM operation. With the quasistatic hysteresis loop a tool is provided to estimate the dominance of each failure mode over the other and to estimate the lifetime of the device. For operation voltages (V p Ͼ1.25 V) the read failure is found to be decisive. That means that at the present 5 V Si logic levels, imprint will limit the read operation but in the 1.1 V Si chips anticipated in the near future, imprint will decisively affect write operations. Lifetime extrapolation at 85°C reveals a lifetime of the device of well over ten years even under severe unipolar voltage excitation stress. 
